I. INTRODUCTION
H IGH-κ metal-insulator-metal (MIM) capacitors have recently been studied for radio frequency (RF) and analog/mixed-signal (AMS) integrated circuits (ICs) to meet the requirement of high capacitance density [1] - [4] . However, a high degree of voltage nonlinearity remains a major concern for practical applications while maintaining high enough capacitance density [1] , [4] . In particular, quadratic voltagecoefficient-of-capacitance (VCC) is regarded as a critical criterion to judge voltage linearity of MIM capacitor. Recently, it has been reported that satisfying α values can be attained by employing different dielectrics with positive and negative α values [5] - [7] . However, all of these involve multiple instruments and methods to prepare the entire insulating stacks of MIM capacitor. This not only increases fabrication complexity 
II. EXPERIMENTAL PROCEDURE
By means of ALD in the same deposition chamber without breaking the vacuum, various AZSZA stacks were assembled at 250°C atop a sputtered TaN (150 nm) bottom electrode, which was deposited on a 500 nm PECVD-SiO 2 film. The thicknesses of individual Al 2 O 3 and ZrO 2 layers were optimized at 1 nm and 7 nm, respectively. To study how the SiO 2 layer thickness modulated α value, different thicknesses of SiO 2 (0, 1, 2 and 3 nm) were incorporated, which were grown from [(CH 3 A sputtered 150 nm TaN layer was used as a top electrode layer. The MIM capacitors were defined by photolithography and dry etching. Finally, the fabricated capacitors were annealed in a rapid thermal annealing (RTA) system at 420°C for 5 min in forming gas. The dielectric film thickness was measured by ellipsometer and confirmed by transmission electron microscopy (TEM). During assembly of various stacks, the thickness of individual films was controlled through deposition cycles. Capacitance-voltage (C-V ) and current-voltage (I -V ) measurements were carried out on a precision impedance analyzer (Agilent 4294A) and a semiconductor device analyzer (Agilent B1500A). For the C-V test, the parallel equivalent circuit of a capacitor and a resistor was used, which aimed to extract more precise capacitance from impedance especially for easy leakage dielectrics [9] .
0741-3106 © 2014 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. III. RESULTS AND DISCUSSION VCCs are very important parameters for MIM capacitor applications, and can be obtained by fitting the C-V data with a second order polynomial equation of C(V ) = C 0 (αV 2 + βV + 1), where C 0 is the capacitance at zero-bias. α and β represent the quadratic and linear VCCs, respectively. Fig. 1 shows typical plotting of C/C 0 versus voltage at 100 kHz for the MIM capacitors with different thicknesses of SiO 2 , and the inset shows the C-V curves for all the capacitors. In absence of SiO 2 , the capacitor shows a sharp upward parabolic curve, which corresponds to a large positive α value. As the thickness of SiO 2 increases from 1 to 2 nm, the upward parabolic curve becomes flatter and flatter, reflecting decreasing α values. When the SiO 2 film is increased to 3 nm, the parabolic curve becomes downward and flat. This indicates an achievement of a small negative α value. In addition, the corresponding capacitance density exhibits a decrease from 14.06 to 7.40 fF/μm 2 (see the inset of Fig. 1) , and the extracted dielectric constants (κ) of the overall stacks are 25.4, 20.4, 17.6 and 15.9, respectively. Such high κ values are related to the presence of crystalline ZrO 2 layers, as shown in Fig. 2 .
The cumulative distributions of the extracted α and β for different MIM capacitors are illustrated in Fig. 3 . As the thickness of SiO 2 increases from 0 to 3 nm, α decreases sharply from 2130 to −121 ppm/V 2 at 50% cumulative probability, and β decreases remarkably from 2920 to −116 ppm/V. It is worthwhile to mention that the α value can be further reduced to near zero if the thickness of SiO 2 decreases to the range of 2 ∼ 3 nm, meanwhile, a capacitance density higher than 7.40 fF/μm 2 is highly anticipated. This can well satisfy the requirements of MIM capacitors by the year 2017 (>7 fF/μm 2 , <100 ppm/V 2 ) [10] . Fig. 4 shows the leakage current density-voltage (J − V ) characteristics of all the capacitors at room temperature (RT) and 125°C for electron top injection. Regarding our MIM capacitor with 3 nm SiO 2 , J at 3.3 V is equal to 2.19 × 10 −8 A/cm 2 and 5.89×10 −8 A/cm 2 at RT and 125°C, respectively. It should be noted that the J exhibits a little increase for electron bottom injection compared with top injection, which is likely due to degraded interface quality caused by exposure of the bottom TaN to the chemicals during ALD and to the atmosphere before dielectric deposition. In addition, the inset in Fig. 4 shows the breakdown voltage distributions of various capacitors. With increasing the thickness of SiO 2 from 0 to 3 nm, the breakdown voltage increases obviously from 6.6 to 12.1 V at 50% breakdown probability. Thus, the breakdown electric field of the whole stack is as large as 6.05 MV/cm for 3 nm SiO 2 . Compared to the stacked [7] , such low leakage current density and high breakdown field are due to the incorporation of amorphous Al 2 O 3 barriers and an intermediate SiO 2 layer, hence improving the interfacial quality, increasing the barrier height of TaN/insulator, and terminating the grain boundaries extending from the top to the bottom within the crystalline ZrO 2 film [4] .
To assess the lifetimes of all the MIM capacitors, the timeto-breakdown characteristics were measured under different constant voltage stress (CVS) at RT and 125°C, and the operating voltages corresponding to a ten-year lifetime were also projected, see Fig. 5 . The operating voltage for a 10-year lifetime increases from 3.1 V to 6.3 V at RT as the thickness of SiO 2 changes from zero to 3 nm for a 50% failure probability. Even at 125°C, the 10-year operating voltage can be as high as 4.4 V for the capacitor with 3 nm SiO 2 , and the deduced activation energy under 8 V CVS is 1.11 eV. Moreover, the traces of leakage current versus stressing time did not show early failure (not shown here). These reflect very good reliability of the ALD AZSZA stacks for practical applications. Finally, we compares our MIM capacitors (SiO = 3 nm) with other reported ones, as shown in Table I . In the case of comparable capacitance density, our capacitors exhibit superior leakage characteristics and VCCs [6] , [7] , [11] , [12] . Kim et al reported very small VCCs of MIM capacitor, but the corresponding capacitance density is distinctly lower than that in our letter [5] . On the other hand, some researchers achieved higher capacitance densities and small VCCs of MIM capacitors by introducing much higher κ materials such as TiO 2 [3] , SrTiO 3 [13] , BaZr y Ti 1−y O 3 [14] , however, the leakage current and breakdown characteristics of these capacitors were quite poor.
IV. CONCLUSION
MIM capacitors with full ALD AZSZA stacks have been fabricated for the first time. By increasing the SiO 2 thickness from 0 to 3 nm, both α and β can be significantly improved. The MIM capacitor with 3 nm SiO 2 displays desirable characteristics such as a capacitance density of 7.40 fF/μm 2 , α of −121 ppm/V 2 , β of −116 ppm/V, extremely low leakage current of 3.08 × 10 −8 A/cm 2 at 5 V, high breakdown field of 6.05 MV/cm and a high operating voltage of 6.3 V for a 10-year lifetime at RT. All of these results indicate that the AZSZA insulator is a very promising candidate for MIM capacitors in RF and AMS ICs.
